Balasubramaniam, Harish (2014)
Analysis of Current Conveyor based Switched Capacitor Circuits for Application in ∆Σ Modulators.
Technische Universität Darmstadt
Ph.D. Thesis, Primary publication
|
Text
TUD.pdf - Accepted Version Copyright Information: CC BY-NC-ND 3.0 Unported - Creative Commons, Attribution, NonCommercial, NoDerivs. Download (17MB) | Preview |
Item Type: | Ph.D. Thesis | ||||
---|---|---|---|---|---|
Type of entry: | Primary publication | ||||
Title: | Analysis of Current Conveyor based Switched Capacitor Circuits for Application in ∆Σ Modulators | ||||
Language: | English | ||||
Referees: | Hofmann, Prof. Klaus ; Thewes , Prof. Roland | ||||
Date: | 2014 | ||||
Place of Publication: | Darmstadt | ||||
Date of oral examination: | 15 December 2014 | ||||
Abstract: | The reduction in supply voltage, loss of dynamic range and increased noise prevent the analog circuits from taking advantage of advanced technologies. Therefore the trend is to move all signal processing tasks to digital domain where advantages of technology scaling can be used. Due to this, there exists a need for data converters with large signal bandwidths, higher speeds and greater dynamic range to act as an interface between real world analog and digital signals. The Delta Sigma (∆Σ) modulator is a data converter that makes use of large sampling rates and noise shaping techniques to achieve high resolution in the band of interest. The modulator consists of analog integrators and comparators which create a modulated digital bit stream whose average represents the input value. Due to their simplicity, they are popular in narrow band receivers, medical and sensor applications. However Operational Amplifiers (Op-Amps) or Operational Transconductance Amplifiers (OTAs), which are commonly used in data converters, present a bottleneck. Due to low supply voltages, designers rely on folded cascode, multistage cascade and bulk driven topologies for their designs. Although the two stage or multistage cascade topologies offer good gain and bandwidth, they suffer from stability problems due to multiple stages and feedback requiring large compensation capacitors. Therefore other low voltage Switched-Capacitor (SC) circuit techniques were developed to overcome these problems, based on inverters, comparators and unity gain buffers. In this thesis we present an alternative approach to design of ∆Σ modulators using Second Generation Current Conveyors (CCIIs). The important feature of these modulators is the replacement of the traditional Op-Amp based SC integrators with CCII based SC integrators. The main design issues such as the effect of the non-idealities in the CCIIs are considered in the operation of SC circuits and solutions are proposed to cancel them. Design tradeoffs and guidelines for various components of the circuit are presented through analysis of existing and the proposed SC circuits. A two step adaptive calibration technique is presented which uses few additional components to measure the integrator input output characteristic and linearize it for providing optimum performance over a wide range of sampling frequencies while maintaining low power and area. The presented CCII integrator and calibration circuit are used in the design of a 4th order (2-2 cascade) ∆Σ modulator which has been fabricated in UMC 90nm/1V technology through Europractice. Experimental values for Signal to Noise+Distortion Ratio (SNDR), Dynamic Range (DR) and Figure Of Merit (FOM) show that the modulator can compete with state of art reconfigurable Discrete-Time (DT) architectures while using lower gain stages and less design complexity. |
||||
Alternative Abstract: |
|
||||
URN: | urn:nbn:de:tuda-tuprints-43903 | ||||
Classification DDC: | 600 Technology, medicine, applied sciences > 620 Engineering and machine engineering | ||||
Divisions: | 18 Department of Electrical Engineering and Information Technology > Integrierte Schaltungen und Systeme 18 Department of Electrical Engineering and Information Technology > Microelectronic Systems |
||||
Date Deposited: | 27 Feb 2015 08:05 | ||||
Last Modified: | 09 Jul 2020 00:52 | ||||
URI: | https://tuprints.ulb.tu-darmstadt.de/id/eprint/4390 | ||||
PPN: | 386765405 | ||||
Export: |
View Item |