Hauck, Oliver (2007):
Asynchronous Wave Pipelines for Energy Efficient GigaHertz VLSI.
Darmstadt, Technische Universität,
[Ph.D. Thesis]
|
Seiten 1 - 54 -
PDF
awp_pp1_54.pdf Available under only the rights of use according to UrhG. Download (1MB) | Preview |
|
|
Seiten 55 - 58 -
PDF
awp_pp55_58.pdf Available under only the rights of use according to UrhG. Download (4MB) | Preview |
|
|
Seiten 59 - 62 -
PDF
awp_pp59_62.pdf Available under only the rights of use according to UrhG. Download (4MB) | Preview |
|
|
Seiten 63 - 117 -
PDF
awp_pp63_117.pdf Available under only the rights of use according to UrhG. Download (2MB) | Preview |
|
|
CV -
PDF
cv_phd.pdf Available under only the rights of use according to UrhG. Download (52kB) | Preview |
Item Type: | Ph.D. Thesis | ||||||
---|---|---|---|---|---|---|---|
Title: | Asynchronous Wave Pipelines for Energy Efficient GigaHertz VLSI | ||||||
Language: | English | ||||||
Abstract: | The Gigahertz clock rates in today's VLSI systems are not only due to advances in technology but thanks to aggressive use of pipelining as well. Pipelining is routinely used in computer arithmetic circuits like floating point multipliers to increase the clock frequency beyond that possible by latency reduction due to advanced circuits and technology. However, in fine grain pipelines where only a few gates constitute a stage the overhead in power, latency, and area caused by clock and latch infrastructure is dramatic. Wave pipelining is a technique to achieve pipelining while adding little latency penalty and latch overhead. In this thesis it is argued that wave pipelining can only possibly work asynchronously using self-resetting dynamic circuits. The dual-rail circuit family AWPCMOS making possible cycle times as low as six inverter delays is proposed for asynchronous wave pipelines and analyzed. As the wave pipeline throughput is ultimately limited by delay variation due to PVT and data dependency, emphasis is put on detailled analysis of sources of delay variation in AWPCMOS circuits. The concepts are evaluated by design, fabrication, and test of two chips, a pipelined 64-bit carry-lookahead adder and a pipelined 270-bit Massey-Omura optimal normal basis finite field multiplier for use in elliptic curve cryptography. |
||||||
Alternative Abstract: |
|
||||||
Place of Publication: | Darmstadt | ||||||
Uncontrolled Keywords: | asynchrone Wave-Pipelines, elliptische Kurven-Kryptographie | ||||||
Alternative keywords: |
|
||||||
Classification DDC: | 000 Allgemeines, Informatik, Informationswissenschaft > 004 Informatik | ||||||
Divisions: | 20 Department of Computer Science | ||||||
Date Deposited: | 17 Oct 2008 09:22 | ||||||
Last Modified: | 08 Jul 2020 22:57 | ||||||
Official URL: | http://elib.tu-darmstadt.de/diss/000795 | ||||||
URN: | urn:nbn:de:tuda-tuprints-7957 | ||||||
Referees: | Glauert, Prof. Dr.- Wolfram H. | ||||||
Advisors: | Huss, Prof. Dr.- Sorin A. | ||||||
Refereed: | 24 April 2006 | ||||||
URI: | https://tuprints.ulb.tu-darmstadt.de/id/eprint/795 | ||||||
Export: |
![]() |
View Item |